Compare CMOS combinational logic gates with reference to the equivalent nMOS depletion load logic with reference to the area requirement.

Engineering Lecture Notes Pdf

For CMOS, the area required is 533µm2 , for pseudo nMOS the area required is 288 µm2

Post a Comment

0Comments
Post a Comment (0)